This paper proposes a compensator to eliminate the DC bias of inductor current. This method utilizes an average-current sensing technique to detect the DC bias of inductor current. A small signal model of the DC bias compensation loop is derived. It is shown that the DC bias has a one-pole relationship with the duty cycle of the left side leading lag. By considering the pole produced by the dual active bridge (DAB) converter and the pole produced by the average-current sensing module, a one-pole-one-zero digital compensation method is given. By using this method, the DC bias is eliminated, and the stability of the compensation loop is ensured. The performance of the proposed compensator is verified with a 1.2-kW DAB converter prototype.
I. INTRODUCTION
Residential electricity consumption has been increasing all over the world for the past several years. This increasing electricity consumption trend is attributed to the increasing number of home appliances and consumer electronics. Thus, small power household PV generation systems (300W~2000W) have been widely encouraged for use in the residential sector to power these devices as an auxiliary power supply.
A fundamental type of household PV system [1] is shown in Fig. 1 . This PV system uses a bidirectional converter to store solar energy in the battery when the output power of the PV panel is higher than the power absorbed by the load. In addition, the bidirectional converter transfers this stored energy to the load when the output power of the PV panel is lower than the power absorbed by the load. In high-voltage-ratio applications, the dual active bridge (DAB) converter, shown in Fig. 2 , has attracted the attention of many researchers [2] , [3] . In the early stages of development, the single phase shift modulation (SPSM) was generally used due to its simplicity in implementation and good dynamic response characteristic [4] . However, SPSM fails to provide a good efficiency characteristic when the voltage transfer ratio increases, especially at light loads [5] . When the performance of microcontrollers was improved and many of them were commercialized with moderate pricing, some complex control methods like triangular modulation (TRM), modified triangular modulation (MTRM) [6] , and trapezoidal modulation (TZM) were proposed to improve the light load efficiency of DAB converters when the voltage transfer ratio increases [7] . Nowadays, in applications which require a large voltage transfer ratio, hybrid modulation which employs both SPSM and TRM is always used.
However, the DC bias characteristics are seldom mentioned in these modulations. This is explained by the fact that the voltage-second products in these modulation methods are regarded as zero during a switching period [8] - [12] . Unfortunately, this assumption is not always satisfied in real applications because the voltage-second product is always unbalanced. Actually, this will happen in all of the power converters that employ high frequency transformers [13] , [14] . At first, some DC bias compensation methods were proposed to suppress the DC bias in phase shift full bridge converters [15] , [16] . The earliest control method to eliminate the DC Fig. 1 . Schematic of the household PV system. bias of DAB converters was presented in [17] . However, only one operation condition is considered in this method, and a peak-current detector which is hard to realize in the DAB converters is needed. In [18] , two different control loops (flux control and duty cycle based current mode control) were introduced, and a tertiary winding was added to inject a current equal to the DC bias. According to the description, if the output voltage needs to be controlled, there are three loops, which makes the stability of the DAB converter a serious problem. In the same year, a dual loop control method (including a loop to control the output voltage regulation) was introduced to suppress the DC bias [19] . The problem is that only the schematic of the dual loop control was given. A procedure for improving the stability of the introduced loop is not mentioned. In addition, these three methods can only be used in SPSM; they are are not the right choice for hybrid modulation schemes. The most recent article related to DC bias is [20] . However, this algorithm mainly focuses on the elimination of the transient DC bias to improve the transient response.
To overcome these problems, this paper proposes a novel DC bias compensation method to suppress the main DC bias in hybrid modulated DAB converters that employ TRM and SPSM. An average current sensing method is employed to detect the DC bias of the DAB converter. The procedure to achieve this average current sensing method is described in detail. Then a small signal model of the compensation loop is modeled. The design of the compensation loop is given. Finally, a prototype is built to demonstrate the validity of this method.
II. PROBLEMS CAUSED BY THE DC BIAS AND THE PROPOSED DC BIAS COMPENSATOR
A. Generation of the DC Bias Fig. 2 shows a typical DAB converter without DC blocking capacitors. There are definitely two places that cause current DC bias; the primary side and the secondary side of the transformer. They are the power inductance (including the leakage inductance of the transformer), and the secondary side magnetic inductance . Ideally, the primary side current has no DC bias, since the structure of the DAB converter is symmetrical. However, the DC bias of the magnetizing current appears in real applications. This is because that the voltage-second balances of the magnetic elements are not achieved. There are usually four reasons for these imbalances: 1) unbalanced pulse-width modulation (PWM) signals generated by the controller; 2) unbalanced parasitic parameters of the components, such as parasite resistance, parasite inductance and so on; 3) different switching ON/OFF characteristics; 4) nonlinearities of the magnetic cores.
Both and can produce DC biases if the voltage-seconds on them are unbalanced. The DC biases of and are affected by t and t / . A problem is that if both of the primary side and the secondary side DC biases are compensated by control loops, there must be two loops to compensate the DC bias. This means that there is a very complex stability design problem. In fact, the secondary side DC bias can be suppressed very well without using a compensator. The DC bias on an inductor, caused by the parasite resistance imbalance of the full bridge, can be analyzed by the model shown in Fig. 3 The relationship between and is illustrated in Fig.  3 (b). It can be found that the DC bias of the inductor caused by a mismatch of the parasite resistances of the bridge legs is reversely proportional to the inductance.
This conclusion can be used in the DAB converter. The secondary side DC bias is caused by two factors. They are the inducted current of the primary side, and the DC bias of . However, the DC bias of from the primary side gets through at last. This is due to the fact that it causes a ripple on the battery side. This ripple increases the DC bias of until the DC bias of from the primary side is totally absorbed by . Therefore, the secondary side DC bias is entirely caused by the voltage-second imbalance of the . The model shown in Fig. 3 shows that the larger the inductance is, the smaller the parasite resistance imbalances' effect becomes. The value of in the prototype is 0.9 . It is big enough to suppress the DC bias caused by the mismatch of the parasite resistances. However, the primary side DC bias is affected by the parasite resistance mismatch largely because the value of is about 14 , and the voltage added to the power inductor is large during the operation of the DAB converter. One of the test results of the DC biases on the primary side and the secondary side is shown in Fig. 3 (c) . In this figure, the DC bias on the primary side is much larger when both of them are not compensated.
B. Problem Caused by the DC Bias
A conventional controller stabilizes the output voltage of the DAB converter by controlling the phase shift between and , the inner duty cycle of , and the inner duty cycle of [6] . Since the controller has no information on the DC bias, it cannot rebalance the voltagesecond product of the magnetic elements. Therefore, the conventional controller cannot remove the DC bias of the primary side current.
When DC bias is generated, the primary current increases in either the positive direction or the negative direction. The first problem is that it increases both the conduction loss and the current stress. Another problem is the saturation of the magnetic core. The third problem is its effect on the ZVS characteristics of the MOSFETs. Finally, it also causes audio-frequency noise. In the design of the DAB converter, the ZVS is an important problem that needs to be considered. If DC bias exists, the current in one of the upper-left-side MOSFETs increases at the switching-on transient. This phenomenon increases the switching loss. To verify the bad effect of the DC bias, an experiment is conducted on a 1.2kW (the maximum power when the input voltage and the output voltage are 106V and 60V) prototype. The input voltage is 40V and the output voltage is 60V (under this condition, the maximum power is about 450W). The output voltage is controlled by a voltage-mode controller, which is achieved in a TMS320f28335 digital signal processor. Fig. 4 shows the efficiencies of the converter both with and without the DC bias. It can be seen that the DC bias decreases the overall efficiency of the DAB converter. For the aforementioned reasons, there is no doubt that the DC bias must be eliminated to keep the reliability and efficiency of DAB converters.
C. Proposed Compensator
The DAB converter with the proposed compensator is shown in Fig. 5 . The current sensing module detects the current of . Then the detected current is chopped into two parts. The first part is defined as , and the second part is defined as (these two parts are synchronous with the driver signals of and ). The difference between and is averaged by a low pass filter which consists of , and . The averaged values of and are set as , and
, . The basic control logic is that if
, which means that the DC bias is positive, the duty cycle of is decreased with to suppress this DC bias. The magnitude of the primary current is balanced after several switching periods. There are two control loops which eliminate the DC bias and stabilize the output voltage. The loop of the compensator consists of two parts. They are a average current sensing module and a PI module (achieved in a TMS320f28335). The average current sensing module consists of a current sensing module, two MOSFETs, and a low pass subtracter. The two MOSFETs are driven by the gate drive signals of and . The main loop of the DAB converter consists of 5 modules to achieve a hybrid modulation which employs TRM and SPSM. The specifications of this loop are not discussed here.
The average current method detects the average value of
. This average value has a relationship with the DC bias, and is expressed as:
Where is a constant corresponding to the modulation method. In this paper, SPSM and TRM are used, and the calculation of is dependent on the modulations. The parameter is the small signal gain from the average currents' difference to the real average current value. In SPSM, the behavior of the small signal gain can be modeled as shown in Fig. 6(a) . This behavior is based on the assumption that the inductor current is symmetrical. If there is a small signal perturbation , on , there will be an increment of , on . Because the duty cycle of the drive signal on is 50%, it can be seen that the gain from , to , is 0.5.
It can also be seen that the gain from , to , is 0.5 . That is to say 1 . In TRM, when 1 ( / / ), the behavior of the small signal gain can be modeled in Fig. 6(b) . In the stage when is zero, the inductor current does not flow out of the left-side bridge. It flows around and . Therefore, it can be seen that the gain from , to , is 0.5 , and the gain from , to , is 0.5 . That is to say . As shown in Fig. 6(c) , it can be derived that when 1. In fact, SPSM can be regarded as a case of =1. Therefore, it can be seen that: 
A. Small Signal Behaviors of the DC Bias with Respect to the Duty Cycles
In the primary side bridge, the small signal behaviors of the DC bias with respect to the duty cycles can be seen in Fig.  7 . In SPSM, if there is a duty cycle increment on , the DC bias increases. Then, the average currents of , and , increase accordingly. On the contrary, the average currents of , and , decrease. Therefore, if the processor detects that the DC bias is negative, it should increase the duty cycle of to compensate the DC bias, and vice versa. The same logic can also be used in the control of TRM to eliminate the DC bias. However, the control loop has a possibility of oscillating. Therefore, the small signal model in the frequency domain must be observed.
B. Relationships between the DC Bias and the Duty Cycles in the Frequency Domain
The hybrid modulation scheme used in PV systems employs TRM and SPSM. These two modulations produce different inductor current shapes. Therefore, the traditional geometry method used in [15] is not good for obtaining the transfer function from the duty cycle of to the bias current. In SPSM, the state space averaging method is used in a switching period as: 
Where is the current in the primary side inductor, is the amplitude of , is the amplitude of , and is the total parasite resistance of the DAB converter (the calculation of can found in [22] ). It is defined as: (7) Where:
Where is the on-resistance of the power switch, is the parasite resistance of the power inductor, is the parasite AC resistance of the transformer on the primary side, is the parasite AC resistance of the transformer on the secondary side, , is the AC resistance of the PCB wire on the primary side, and , is the AC resistance of the PCB wire on the secondary side. Then, the averaged equation can be derived from (6) as:
In (10) 
Then, the small signal transfer function from to , in the Laplace domain is: 
In (14) 
Then the averaged equation can be derived as:
In (18) (20) It can be found that all of the transfer functions from the duty cycles to the DC bias are one-pole functions. The positions of both poles are / 2 . Therefore, in the design of the compensator, the position of the pole caused by the average current sensing module should be made to move away from / 2 to avoid oscillation. The DC gains of (12), (16) , and (20) are found to be 2 / , / , and / , respectively. They are finite, which means that the DC bias cannot be eliminated very well. Therefore, the integration must be done in the TMS32f28335.
IV. DESIGN OF THE DC BIAS COMPENSATOR

A. Model of the Compensator
The DC bias compensator is designed based on the proposed small signal model. The bias compensator is designed as follows:
Where k / is the high-frequency gain of the compensator, and is the position of the zero. The compensator is a PI controller. The integration can be expressed as:
Where is the error signal between , and . This equation means that the integration can be achieved in the DSP. Then the PI can be expressed in the DSP as:
The compensation is designed according to the positions of the poles produced by the average current sensing module and 
Where is the gain of the mutual inductor. Then, the loop gain of the compensator is expressed as:
The main specifications and parameters of the prototype's power stage are summarized in Table I . The total parasite resistance is about 0.16 Ω . By inserting 0.16Ω , 14μH into (26), the position of the first pole is obtained at 1.137kHz. To get the average values of and , 1 Ω and 0.2 are used. They produce a pole at a frequency of 796Hz. The positions of the two poles are very close. The stability is not good because the phase-frequency characteristic decreases too fast to a value of 180°. Therefore, the zero of the PI is set at 796Hz to offset the pole of the average current sensing module. That is to say 2 10 . After the determination of the poles' positions, the gain at a frequency of 6.28Hz must be determined to ensure the phase margin of the control loop. The gain at a frequency of 6.28Hz is expressed as:
The gain at a frequency of 6.28Hz depends on the modulation methods of the DAB converter. Therefore, the DSP should give different values to k depending on the modulation methods. Finally, 6 .28Hz is set at 45dB to ensure a phase margin of 53 degrees. A bode plot of the designed compensator is shown in Fig. 8 .
B. Interaction between the Compensator and the DAB Converter
When , varies, the IBL does not happen in real applications because the small signal gain from to , exists only in the condition where there is a step change in . Two simulations in Saber software are made. The first simulation, which is under the condition of a step change, is shown in Fig. 9(a) . The second simulation, which is under the condition of a continuous change is shown in Fig. 9(b) . It can be seen that , varies instantaneously when has a step change. The simulation of the step change is coincident with the analysis. However, if there is a continuous change, , does not vary any more. If a small signal perturbation is added to (exaggerated perturbation), the variation of which is shown in Fig. 9(c) is continuous. Then, the small signal gain from to , is zero. Therefore, there is no need to consider the effect from to , . That is to say, the loop of , → → → , does not exist in the small signal model. In other words, the IBL does not exist in the DAB converter which uses the DC bias compensator. In the design of the DAB converter with the proposed compensator, it is only necessary to ensure the stabilities of the compensator loop and the loop which stabilizes the output voltage.
V. EXPERIMENTAL RESULTS
The hybrid modulation scheme and the proposed DC bias compensation method in TRM and DPSM are implemented in a TMS320f28335 digital signal processor (DSP). This is a inductor's turn ratio is selected as 1:2000, the gain of AD620 is 2V/V, and 20Ω. and are 0803GMT MOSFETs. Fig. 10 (a) and (c) show the inductor current and of the uncompensated DAB converter during SPSM. It can be seen that the upper-peak current value is 12A, while the lower-peak current is 16A, and that has a two-period oscillation, which means that DC bias exists in the inductor current. Fig. 10 (b) and (d) show the inductor current and of the compensated DAB converter during SPSM. Although it can be seen that the upper-peak current value is 13.5A, while the lower-peak current is 14.8A, and that has a very small two-period oscillation, the DC bias is definitely suppressed because the inductor current is a little asymmetrical. Therefore, the upper and lower peak current values are not exactly equal to each other. Fig. 11 (a) and (c) show the inductor current and of the uncompensated DAB converter during TRM. In TRM, the DC bias is slightly bigger than that in SPSM. The upper-peak current value is 5.4A, while the lower-peak current is 13A. It can be seen that there is a very big two-period oscillation in . After compensation, the upper peak current and the lower peak current are both 9.7A, and the two-period oscillation is eliminated as shown in Fig. 11 (b) and (d) . To further demonstrate the improvements of this compensation, the transitions from the uncompensated conditions to the compensated conditions in both the SPSM and the TRM are shown in Fig. 12 (a) and (b) . During the transitions, a digital filter is used. The logic is that, in TRM, if the sensed current value gets into the preset region of SPSM, and the variable increases by 1. If the sensed current value gets out of this preset region of SPSM, the variable decreases by 1. When increases to 5, the filter allows the transition from SPSM to TRM, and vice versa. Finally, the efficiencies of the compensated and uncompensated DAB converters are compared in Fig. 13 . This comparison shows that the improvements exist in all of the conditions. When 2, the improvement is relatively small because the DC bias is small. However, when 1 and 0.6 , the improvements increase to an average value of 2%.
VI. CONCLUSION
It is found that the efficiency of a DAB converter decreases when DC bias exists. To overcome this problem, this paper proposes a DC bias compensation method to suppress the DC bias of hybrid modulated DAB converters that employ TRM and SPSM. Small signal models of the compensation loops in both the SPSM and the TRM are made to ensure the stability of the proposed method. The design of this compensation is given. Experimental results are given to show that the compensation method can work properly and that the overall efficiency of the DAB converter is improved by about 2% when the proposed method is used.
